

5-Pin  $\mu$ P Voltage Supervisor with Manual Reset

FEATURES

- Ultra Low Supply Current 1 $\mu$ A(typ.)
- Guaranteed Reset Valid to VCC=0.9V
- Available in two Output Types: Push-Pull Active Low (PCS811), Push-Pull Active High (PCS812)
- 140ms Min. Power-On Reset Pulse Width
- Internally Fixed Threshold 2.3V, 2.6V, 2.7V, 2.9V, 3.1V, 4.0V, 4.4V, and 4.6V
- Tight Voltage Threshold Tolerance: 1.5%
- Low profile Package: SOT-23-5

APPLICATIONS

- Notebook Computers
- Digital Still Cameras
- PDAs
- Critical Microprocessor Monitoring

RESET THRESHOLD	
Suffix	Voltage(V)
L	4.6
M	4.4
J	4.0
T	3.1
S	2.9
Q	2.7
R	2.6
P	2.3


DESCRIPTION

PCS811/PCS812 are low-power microprocessor ( $\mu$ P) supervisory circuits used to monitor power supplies in  $\mu$ P and digital systems. They provide applications with benefits of circuit reliability and low cost by eliminating external components. PCS811/PCS812 also offer a manual reset input.

These devices perform as valid singles in applications with VCC ranging from 6.0V down to 0.9V. The reset signal lasts for a minimum period of 140ms whenever VCC supply voltage falls below preset threshold. Both PCS811 and PCS812 were designed with a reset comparator to help identify invalid signals, which last less than 140ms. The only difference between them is that they have an active-low RESET output and active-high RESET output, respectively.


Low supply current (1 $\mu$ A) makes PCS811/PCS812 ideal for portable equipment. The devices are available in 5-SOT-23 package

Typical Operating Circuit



rev 0.1


Pin Diagram



Pin Description

Pin#		Pin Name	Description
PCS811	PCS812		
1	1	GND	Ground.
2	2	NC	No Connection
3	-	$\overline{\text{RESET}}$	$\overline{\text{RESET}}$ is asserted LOW if $V_{CC}$ falls below $V_{TH}$ . $\overline{\text{RESET}}$ remains LOW for atleast 140ms ( $T_{RST}$ ) once $V_{CC}$ exceeds the Threshold. In addition, $\overline{\text{RESET}}$ is active LOW as long as the manual reset ( $\overline{\text{MR}}$ ) is low.
-	3	RESET	RESET is asserted HIGH if $V_{CC}$ falls below $V_{TH}$ . RESET remains HIGH for atleast 140ms ( $T_{RST}$ ) once $V_{CC}$ exceeds the threshold. In addition, RESET is active HIGH as long as the manual reset ( $\overline{\text{MR}}$ ) is low.
4	4	$\overline{\text{MR}}$	Manual Reset Input. A logic LOW on $\overline{\text{MR}}$ asserts reset. Reset remains active as long as $\overline{\text{MR}}$ is LOW and for at least 180ms ( $T_{MRST}$ ) once $\overline{\text{MR}}$ returns HIGH. The active low input has an internal 20k $\Omega$ pull-up resistor. The input should be left open if not used. It can be driven by TTL or CMOS logic or shorted to ground by a switch.
5	5	VCC	Power supply input voltage (3.0V, 3.3V, 5.0V)

Block Diagram



## DETAIL DESCRIPTION

### RESET OUTPUT

$\mu$ P will be activated at a valid reset state. These  $\mu$ P supervisory circuits assert reset to prevent code execution errors during power-up, power-down, or brownout conditions.

$\overline{\text{RESET}}$  is guaranteed to be a logic low for  $V_{\text{TH}} > V_{\text{CC}} > 0.9\text{V}$ . Once  $V_{\text{CC}}$  exceeds the reset threshold, an internal timer keeps  $\overline{\text{RESET}}$  low for the reset timeout period; after this interval,  $\overline{\text{RESET}}$  goes high.

### MANUAL RESET INPUT

Many  $\mu$ P-based products require manual reset capability, allowing operators, test technicians, or external logic circuitry to initiate a reset. Logic low on  $\overline{\text{MR}}$  asserts reset. Reset will remain asserted for the Reset Active Timeout Period ( $t_{\text{RP}}$ ) after  $\overline{\text{MR}}$  returns high. This input has an internal  $20\text{K}\Omega$  pull-up resistor, so it can be floating if it is not used.  $\overline{\text{MR}}$  can be driven with TTL or CMOS-logic levels, or with open-drain/collector outputs. Another alternative is to connect a normal switch from  $\overline{\text{MR}}$  to GND to create a manual reset function. Connecting a  $0.1\mu\text{F}$  capacitor from  $\overline{\text{MR}}$  to ground can provide noise immunity

If a brownout condition occurs ( $V_{\text{CC}}$  drops below the reset threshold),  $\overline{\text{RESET}}$  goes low. Any time  $V_{\text{CC}}$  goes below the reset threshold, the internal timer resets to zero, and  $\overline{\text{RESET}}$  goes low. The internal timer is activated after  $V_{\text{CC}}$  returns above the reset threshold, and  $\overline{\text{RESET}}$  remains low for the reset timeout period.

The manual reset input ( $\overline{\text{MR}}$ ) can also initiate a reset. PCS812 has an active-high  $\overline{\text{RESET}}$  output that is the inverse of PCS811's  $\overline{\text{RESET}}$  output

to prevent noise caused by long cables of  $\overline{\text{MR}}$  or noisy environment.

### BENEFITS OF HIGHLY ACCURATE RESET THRESHOLD

PCS811/812 with specified voltage as  $5\text{V}\pm 10\%$  or  $3\text{V}\pm 10\%$  are ideal for systems using a  $5\text{V}\pm 5\%$  or  $3\text{V}\pm 5\%$  power supply. The reset is guaranteed to assert after the power supply falls out of regulation, but before power drops below the minimum specified operating voltage range of the system ICs. The pre-trimmed thresholds are reducing the range over which an undesirable reset may occur.

## APPLICATION INFORMATION

### NEGATIVE-GOING VCC TRANSIENTS

In addition to issuing a reset to the  $\mu$ P during power-up, power-down, and brownout conditions, PCS811 series are relatively resistant to short-duration negative-going  $V_{\text{CC}}$  transient.

### ENSURING A VALID RESET OUTPUT DOWN TO $V_{\text{CC}}=0$

When  $V_{\text{CC}}$  falls below  $0.9\text{V}$ , PCS811  $\overline{\text{RESET}}$  output no longer sinks current; it becomes an open circuit. In this case, high-impedance CMOS logic inputs connecting to  $\overline{\text{RESET}}$  can drift to undetermined voltages. Therefore, PCS811/812 with CMOS is perfect for most applications of  $V_{\text{CC}}$  below  $0.9\text{V}$ . However in applications where  $\overline{\text{RESET}}$

must be valid down to  $0\text{V}$ , adding a pull-down resistor to  $\overline{\text{RESET}}$  causes any leakage currents to flow to ground, holding  $\overline{\text{RESET}}$  low.


### INTERFACING TO $\mu$ P WITH BIDIRECTIONAL RESET PINS

$\mu$ Ps with bidirectional reset pins can contend with PCS811/812 reset outputs. If PCS811  $\overline{\text{RESET}}$  output is asserted high and the  $\mu$ P wants to pull it low, indeterminate logic levels may occur. To correct such cases, connect a resistor between PCS811  $\overline{\text{RESET}}$  (or PCS812  $\overline{\text{RESET}}$ ) output and the  $\mu$ P reset I/O. Buffer the reset output to other system components.

**Absolute Maximum Rating**

Parameter	Min	Max	Unit
VCC	0.3	6.5	V
RESET, $\overline{\text{RESET}}$	0.3	Vcc+0.3	V
Input Current (VCC, $\overline{\text{MR}}$ )		20	mA
Output Current (RESET or $\overline{\text{RESET}}$ )		20	mA
Continuous Power Dissipation (T <sub>A</sub> =+70°C)		320	mW
Operating Junction Temperature Range	-40	+85	°C
Junction Temperature		125	°C
Storage Temperature Range	-65	150	°C
Lead Temperature (Soldering) 10 sec		260	°C

**Test Circuit**



rev 0.1

**Electrical Characteristics:**

(Typical values are at  $T_A=+25^{\circ}\text{C}$  unless otherwise specified.) (Note1)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
Operating Voltage	VCC		0.9		6	V	
Supply Current	I <sub>CC</sub>	VCC= V <sub>TH</sub> +0.1V		1	3	μA	
RESET threshold	V <sub>TH</sub>	P device	T <sub>A</sub> =+25°C	2.265	2.3	2.335	V
			T <sub>A</sub> =40°C to 85°C	2.254		2.346	
		R device	T <sub>A</sub> =+25°C	2.561	2.6	2.639	
			T <sub>A</sub> =40°C to 85°C	2.548		2.652	
		Q device	T <sub>A</sub> =+25°C	2.660	2.7	2.741	
			T <sub>A</sub> =40°C to 85°C	2.646		2.754	
		S device	T <sub>A</sub> =+25°C	2.857	2.9	2.944	
			T <sub>A</sub> =40°C to 85°C	2.842		2.958	
		T device	T <sub>A</sub> =+25°C	3.054	3.1	3.147	
			T <sub>A</sub> =40°C to 85°C	3.038		3.162	
		J device	T <sub>A</sub> =+25°C	3.940	4.0	4.060	
			T <sub>A</sub> =40°C to 85°C	3.920		4.080	
		M device	T <sub>A</sub> =+25°C	4.334	4.4	4.466	
			T <sub>A</sub> =40°C to 85°C	4.312		4.488	
L device	T <sub>A</sub> =+25°C	4.531	4.6	4.669			
	T <sub>A</sub> =40°C to 85°C	4.508		4.692			
VCC to Reset Delay	T <sub>RD</sub>	VCC=V <sub>TH</sub> to (V <sub>TH</sub> -0.1V), V <sub>TH</sub> =3.1V		20		μS	
Reset Active Timeout Period	T <sub>RP</sub>	VCC=V <sub>TH (MAX)</sub>	T <sub>A</sub> =+25°C	140	230	560	mS
			T <sub>A</sub> =40°C to 85°C	100		1030	
MR to Reset Propagation delay	T <sub>MD</sub>	VCC=6V		0.5		μS	
MR Input Threshold	V <sub>IH</sub>		0.7VCC			V	
	V <sub>IL</sub>				0.25VCC		
MR Pull-up Resistance			10	20	30	kΩ	
RESET output Voltage	V <sub>OH</sub>	VCC = V <sub>TH</sub> +0.1V, I <sub>SOURCE</sub> =1mA	0.8VCC			V	
	V <sub>OL</sub>	VCC= V <sub>TH</sub> -0.1V, I <sub>SINK</sub> =1mA			0.2VCC		
RESET output Voltage	V <sub>OH</sub>	VCC = V <sub>TH</sub> +0.1V, I <sub>SOURCE</sub> =1mA	0.8VCC				
	V <sub>OL</sub>	VCC= V <sub>TH</sub> -0.1V, I <sub>SINK</sub> =1mA			0.2VCC		

Note1: Specifications are production tested at  $T_A=25^{\circ}\text{C}$ . Specifications over the -40°C to 85°C operating temperature range are assured by design, characterization and correlation with Statistical Quality Controls (SQC).

Note 2: RESET output is for PCS811: RESET output for PCS812

Ordering Information


Part #	Threshold Voltage	Temperature Range	Package	Top Marking
PCS811LIUKF	4.6	-40°C to +85°C	5-SOT-23	BQ46P
PCS811MIUKF	4.4	-40°C to +85°C	5-SOT-23	BQ44P
PCS811JIUKF	4.0	-40°C to +85°C	5-SOT-23	BQ40P
PCS811TIUKF	3.1	-40°C to +85°C	5-SOT-23	BQ31P
PCS811SIUKF	2.9	-40°C to +85°C	5-SOT-23	BQ29P
PCS811QIUKF	2.7	-40°C to +85°C	5-SOT-23	BQ27P
PCS811RIUKF	2.6	-40°C to +85°C	5-SOT-23	BQ26P
PCS811PIUKF	2.3	-40°C to +85°C	5-SOT-23	BQ23P
PCS812 ACTIVE HIGH RESET, LEAD FREE DEVICE				
PCS812LIUKF	4.6	-40°C to +85°C	5-SOT-23	BR46P
PCS812MIUKF	4.4	-40°C to +85°C	5-SOT-23	BR44P
PCS812JIUKF	4.0	-40°C to +85°C	5-SOT-23	BR40P
PCS812TIUKF	3.1	-40°C to +85°C	5-SOT-23	BR31P
PCS812SIUKF	2.9	-40°C to +85°C	5-SOT-23	BR29P
PCS812QIUKF	2.7	-40°C to +85°C	5-SOT-23	BR27P
PCS812RIUKF	2.6	-40°C to +85°C	5-SOT-23	BR26P
PCS812PIUKF	2.3	-40°C to +85°C	5-SOT-23	BR23P

Note:

For parts to be packed in tape and reel, add "T" at the end of the part number  
PulseCore Semiconductor parts are RoHS Compliant. All parts are lead free by default.

rev 0.1

Package Information: 5L SOT 23 Package



Symbol	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
A	0.035	0.057	0.95	1.45
A1	0.00	0.006	0.05	0.15
A2	0.035	0.051	0.90	1.30
b	0.009	0.015	0.30	0.50
c	0.003	0.009	0.08	0.22
D	0.111	0.117	2.80	3.00
E	0.106	0.114	2.60	3.00
E1	0.060	0.066	1.50	1.70
L	0.014	0.022	0.30	0.60
L1	0.023 REF		0.60 REF	
e	0.0256 BSC		0.95 BSC	
e1	0.0768 BSC		1.90 BSC	
θ	0°	8°	0°	8°





PulseCore Semiconductor Corporation  
1715 S. Bascom Ave Suite 200  
Campbell, CA 95008  
Tel: 408-879-9077  
Fax: 408-879-9018  
www.pulsecoresemi.com

Copyright © PulseCore Semiconductor  
All Rights Reserved  
Part Number: PCS811/812  
Document Version: 0.1

Note: This product utilizes US Patent # 6,646,463 Impedance Emulator Patent issued PulseCore Semiconductor, dated 11-11-2003

© Copyright 2007 PulseCore Semiconductor Corporation. All rights reserved. Our logo and name are trademarks or registered trademarks of PulseCore Semiconductor. All other brand and product names may be the trademarks of their respective companies. PulseCore reserves the right to make changes to this document and its products at any time without notice. PulseCore assumes no responsibility for any errors that may appear in this document. The data contained herein represents PulseCore's best data and/or estimates at the time of issuance. PulseCore reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warranty to any user or customer. PulseCore does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of PulseCore products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in PulseCore's Terms and Conditions of Sale (which are available from PulseCore). All sales of PulseCore products are made exclusively according to PulseCore's Terms and Conditions of Sale. The purchase of products from PulseCore does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of PulseCore or third parties. PulseCore does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of PulseCore products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify PulseCore against all claims arising from such use.